projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 22ce19c) | patch
video: exynos_dp: Fix incorrect setting for INT_CTL
authorAjay Kumar <ajaykumar.rs@samsung.com>
Mon, 5 Nov 2012 07:47:00 +0000 (16:47 +0900)
committerJingoo Han <jg1.han@samsung.com>
Thu, 29 Nov 2012 01:33:28 +0000 (10:33 +0900)
commit2f85f97e460a4bcfad678151fcc13dbf0b8181b3
tree3a0f87511387925ff9ad5f502f1edfce821d468dtree | snapshot
parent22ce19cb43e2df5b0b17159e94244d1151ea250bcommit | diff
video: exynos_dp: Fix incorrect setting for INT_CTL

INT_CTL register contains bits INT_POL0 and INT_POL1, and not INT_POL.
This patch fixes the wrong register setting for INT_CTL.

Signed-off-by: Ajay Kumar <ajaykumar.rs@samsung.com>
Signed-off-by: Jingoo Han <jg1.han@samsung.com>
drivers/video/exynos/exynos_dp_reg.c diff | blob | history
drivers/video/exynos/exynos_dp_reg.h diff | blob | history
John Crispins staging tree