projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 798e910) | patch
clk: tegra: Add periph regs bank X
authorPeter De Schrijver <pdeschrijver@nvidia.com>
Wed, 11 Sep 2013 14:57:37 +0000 (17:57 +0300)
committerPeter De Schrijver <pdeschrijver@nvidia.com>
Tue, 26 Nov 2013 16:46:52 +0000 (18:46 +0200)
commit2b239077d1e2061c65763dcf57ab978ae5261559
treee715f0da99334208a23cdfa9974ed5e3a2754bc8tree | snapshot
parent798e910bee3f9ad69a8b16d7e705086852d9f2decommit | diff
clk: tegra: Add periph regs bank X

Tegra124 has an extra bank of peripheral clock registers. Add it to the
generic peripheral clock code.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
drivers/clk/tegra/clk.c diff | blob | history
John Crispins staging tree