projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9e01c07) | patch
rtw88: pci: 8822c should set clock delay to zero
authorYan-Hsuan Chuang <yhchuang@realtek.com>
Wed, 5 Feb 2020 07:08:54 +0000 (15:08 +0800)
committerKalle Valo <kvalo@codeaurora.org>
Wed, 12 Feb 2020 16:18:25 +0000 (18:18 +0200)
commit2a4225551afbf8a0f8486c88a934f649766a186d
tree65eae49249dbcfc4ee74f4ca24bf29c8b40a44d7tree | snapshot
parent9e01c07069dbd0e025352d958c873a6504f8ce1bcommit | diff
rtw88: pci: 8822c should set clock delay to zero

Since RTL8822CE has enabled reference clock auto calibration,
there is no need to add any clock delay for covering the timing
gap of the reference clock.

Signed-off-by: Yan-Hsuan Chuang <yhchuang@realtek.com>
Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
drivers/net/wireless/realtek/rtw88/pci.c diff | blob | history
drivers/net/wireless/realtek/rtw88/pci.h diff | blob | history
John Crispins staging tree