projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e31c51e) | patch
vme: tsi148: CR/CSR logic arround the wrong way
authorMartyn Welch <martyn.welch@ge.com>
Tue, 11 Jun 2013 16:03:14 +0000 (17:03 +0100)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Mon, 17 Jun 2013 23:41:50 +0000 (16:41 -0700)
commit2981795cc0c02d12d0e231bfe22480564b937cd5
tree57f68379f098b7b32e890b38f6e0bdfb8c7694c6tree | snapshot
parente31c51e4a1d11ed0b61557ca9da9cf18c8855531commit | diff
vme: tsi148: CR/CSR logic arround the wrong way

The logic in the init routine for the TSI148 is inverted. It isn't switching
on the CR/CSR space when it should be and is reporting it's on when its not.

Correct the logic to do the right thing.

Reported-by: De Roo, Steven <steven.deroo@arcelormittal.com>
Signed-off-by: Martyn Welch <martyn.welch@ge.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
drivers/vme/bridges/vme_tsi148.c diff | blob | history
John Crispins staging tree