projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1601078) | patch
MIPS: lantiq: Initialize the USB core on boot
authorJohn Crispin <blogic@openwrt.org>
Wed, 4 Nov 2015 12:14:14 +0000 (13:14 +0100)
committerRalf Baechle <ralf@linux-mips.org>
Wed, 11 Nov 2015 07:38:21 +0000 (08:38 +0100)
commit26cfdbe30d81c209a5e81c4c311b02b10b5821c3
tree687a4201c886cc4113b0475be151799f5a737e4dtree | snapshot
parent1601078df26605da7a8107bdd3143ef6b9d07e3bcommit | diff
MIPS: lantiq: Initialize the USB core on boot

There is a DWC2 USB core in these SoCs. To make USB work we need to first
reset and power the state machine. These are SoC specific registers and
not part of the actual USB core.

Signed-off-by: Antti Seppälä <a.seppala@gmail.com>
Signed-off-by: John Crispin <blogic@openwrt.org>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/11449/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/lantiq/xway/reset.c diff | blob | history
John Crispins staging tree