projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 871be84) | patch
arm64: tegra: Add P2U and PCIe controller nodes to Tegra194 DT
authorVidya Sagar <vidyas@nvidia.com>
Wed, 12 Jun 2019 09:53:35 +0000 (15:23 +0530)
committerThierry Reding <treding@nvidia.com>
Fri, 21 Jun 2019 14:04:53 +0000 (16:04 +0200)
commit2602c32f15e71729f3d638da5ad1692099cacf97
tree1775d721d4564f8d09a4d61cb2dede36de434fdetree | snapshot
parent871be845dfee0a29572ae360c48f8fe20a81a126commit | diff
arm64: tegra: Add P2U and PCIe controller nodes to Tegra194 DT

Add P2U (PIPE to UPHY) and PCIe controller nodes to device tree.
The Tegra194 SoC contains six PCIe controllers and twenty P2U instances
grouped into two different PHY bricks namely High-Speed IO (HSIO-12 P2Us)
and NVIDIA High Speed (NVHS-8 P2Us) respectively.

Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
arch/arm64/boot/dts/nvidia/tegra194.dtsi diff | blob | history
John Crispins staging tree