projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 45e0620) | patch
mlxsw: spectrum_acl: Ignore always-zeroed bits in tp->prio
authorJiri Pirko <jiri@mellanox.com>
Sun, 8 Jul 2018 07:00:16 +0000 (10:00 +0300)
committerDavid S. Miller <davem@davemloft.net>
Sun, 8 Jul 2018 08:05:19 +0000 (17:05 +0900)
commit2139469b0461ac750b616d110756e374d298e228
treedc4e1766ecfcdf05af30bdabff44aea3792cd193tree | snapshot
parent45e0620d5eb15daa102e9212b92180adf2f4f0aacommit | diff
mlxsw: spectrum_acl: Ignore always-zeroed bits in tp->prio

The lowest 16 bits of tp->prio are always zero, so ignore them with a
shift.

Signed-off-by: Jiri Pirko <jiri@mellanox.com>
Signed-off-by: Ido Schimmel <idosch@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/mellanox/mlxsw/spectrum_acl.c diff | blob | history
John Crispins staging tree