projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 535f296) | patch
clk: tegra: Optimize PLLX restore on Tegra20/30
authorDmitry Osipenko <digetx@gmail.com>
Sun, 22 Sep 2019 21:52:03 +0000 (00:52 +0300)
committerThierry Reding <treding@nvidia.com>
Mon, 11 Nov 2019 13:53:04 +0000 (14:53 +0100)
commit204ce75b897035447f29b1ec4423f9f25baf8a60
treeb69e868297e439d579722006d95ecd315800f9b3tree | snapshot
parent535f296d47de327287fe65b5843713bd9b01a267commit | diff
clk: tegra: Optimize PLLX restore on Tegra20/30

There is no need to re-configure PLLX if its configuration in unchanged
on return from suspend / cpuidle, this saves 300us if PLLX is already
enabled (common case for cpuidle).

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Acked-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/clk/tegra/clk-tegra20.c diff | blob | history
drivers/clk/tegra/clk-tegra30.c diff | blob | history
John Crispins staging tree