projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4e19593) | patch
clk: renesas: Add r8a7745 CPG Core Clock Definitions
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Thu, 27 Oct 2016 20:42:51 +0000 (23:42 +0300)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 7 Nov 2016 14:13:30 +0000 (15:13 +0100)
commit1fa8a875df6b8aa864f6c4f2b65dbc2ed477b859
tree8064b8f7bd603f37a2558e35f73b57f74fd9fca5tree | snapshot
parent4e195933de4690c503ce4b93cfd0fb0046dd770bcommit | diff
clk: renesas: Add r8a7745 CPG Core Clock Definitions

Add macros usable by the device tree sources to reference the R8A7745
CPG clocks by index. The data comes from Table 7.2c in revision 1.00 of
the RZ/G Series User's Manual.

Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
include/dt-bindings/clock/r8a7745-cpg-mssr.h [new file with mode: 0644] blob
John Crispins staging tree