projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8b2a382) | patch
ath9k_hw: Fix init mode register regression
authorRajkumar Manoharan <rmanohar@qca.qualcomm.com>
Fri, 26 Aug 2011 07:12:11 +0000 (12:42 +0530)
committerJohn W. Linville <linville@tuxdriver.com>
Mon, 29 Aug 2011 18:26:31 +0000 (14:26 -0400)
commit1c1bdd324cd50ac55f7ebf95ef249d946c6e4361
treed93ddf0103562ba05d06679ae27bbc6d288464f1tree | snapshot
parent8b2a3827bb12430d932cd479b22d906baf08c212commit | diff
ath9k_hw: Fix init mode register regression

The commit 172805ad46b78717a738ca5c7908c68f0326d3a9
overwirtes additional clock settings of AR9330 to
all AR9300 chips.

Cc: stable@kernel.org
Signed-off-by: Rajkumar Manoharan <rmanohar@qca.qualcomm.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
drivers/net/wireless/ath/ath9k/ar9003_phy.c diff | blob | history
John Crispins staging tree