MIPS: Decode c0_config4 for large TLBs.
authorDavid Daney <ddaney@caviumnetworks.com>
Fri, 22 Jan 2010 22:41:15 +0000 (14:41 -0800)
committerRalf Baechle <ralf@linux-mips.org>
Sat, 27 Feb 2010 11:53:13 +0000 (12:53 +0100)
commit1b362e3e350f72c6cb4b3346f6ba92a529082a09
treede172b4853b1aaa6684e5b7afed679c88d8ab655
parent2a880986d899f556f5a327bc77cc8760d5bb9c64
MIPS: Decode c0_config4 for large TLBs.

For processors that have more than 64 TLBs, we need to decode both
config1 and config4 to determine the total number TLBs.

Signed-off-by: David Daney <ddaney@caviumnetworks.com>
To: linux-mips@linux-mips.org
Patchwork: http://patchwork.linux-mips.org/patch/866/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/include/asm/mipsregs.h
arch/mips/kernel/cpu-probe.c