projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 85e6300) | patch
ASoC: Intel: add sst shim register start-end variables
authorVinod Koul <vinod.koul@intel.com>
Wed, 9 Jul 2014 09:27:49 +0000 (14:57 +0530)
committerMark Brown <broonie@linaro.org>
Mon, 14 Jul 2014 18:44:47 +0000 (19:44 +0100)
commit1ad0e33060a64121c1c7acb7ec21a4fdef4aaed6
treea431fd4cb3d642e272016ee894aa67fddf0ecabetree | snapshot
parent85e63007bbef7abc7145c807ed59d01738e09d39commit | diff
ASoC: Intel: add sst shim register start-end variables

the shim registers start and end can be useful while parsing the shim addresses,
so add these

Signed-off-by: Vinod Koul <vinod.koul@intel.com>
Signed-off-by: Mark Brown <broonie@linaro.org>
sound/soc/intel/sst-dsp.h diff | blob | history
John Crispins staging tree