projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 89099d8) | patch
r8169: fix RTL8168g PHY init
authorThomas Voegtle <tv@lio96.de>
Sat, 20 Jul 2019 17:01:22 +0000 (19:01 +0200)
committerDavid S. Miller <davem@davemloft.net>
Sat, 20 Jul 2019 19:17:45 +0000 (12:17 -0700)
commit1a03bb532934e90c7d662f7c59f4f66ea8451fa4
tree1fafdcf5d1e71763effa4c521c287c366d9475c4tree | snapshot
parent89099d855bf084c3e428ca257b50d77d1a468437commit | diff
r8169: fix RTL8168g PHY init

This fixes a copy&paste error in the original patch. Setting the wrong
register resulted in massive packet loss on some systems.

Fixes: a2928d28643e ("r8169: use paged versions of phylib MDIO access functions")
Tested-by: Thomas Voegtle <tv@lio96.de>
Signed-off-by: Thomas Voegtle <tv@lio96.de>
Signed-off-by: Heiner Kallweit <hkallweit1@gmail.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/realtek/r8169_main.c diff | blob | history
John Crispins staging tree