projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f9055e7) | patch
drm/i915/icl: Define T_INIT_MASTER registers
authorMadhav Chauhan <madhav.chauhan@intel.com>
Tue, 10 Jul 2018 09:40:05 +0000 (15:10 +0530)
committerJani Nikula <jani.nikula@intel.com>
Tue, 11 Sep 2018 18:57:07 +0000 (21:57 +0300)
commit146cdf3fad9c4b4653a4dfc6c79619c62ab27c15
tree127d9b2bb514928eaa68e2ff2f021d20cde89e8btree | snapshot
parentf9055e74f8976e47ccd81d7988cb491b5dc75339commit | diff
drm/i915/icl: Define T_INIT_MASTER registers

This patch defines DSI_T_INIT_MASTER register for DSI ports
0/1 which will be used in dphy programming.

Signed-off-by: Madhav Chauhan <madhav.chauhan@intel.com>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1531215614-6828-5-git-send-email-madhav.chauhan@intel.com
drivers/gpu/drm/i915/i915_reg.h diff | blob | history
John Crispins staging tree