projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e6c4514) | patch
ice: update GLINT_DYN_CTL and GLINT_VECT2FUNC register access
authorPaul Greenwalt <paul.greenwalt@intel.com>
Thu, 25 Jul 2019 08:55:36 +0000 (01:55 -0700)
committerJeff Kirsher <jeffrey.t.kirsher@intel.com>
Tue, 20 Aug 2019 21:34:36 +0000 (14:34 -0700)
commit1337175deca72c3a1c846344d5743667a4dbedef
treee1b6a3ce775c797124d52ce0c4d468a24371d31dtree | snapshot
parente6c45149b88e9dee8a97e6c365fe967c196fd500commit | diff
ice: update GLINT_DYN_CTL and GLINT_VECT2FUNC register access

Register access for GLINT_DYN_CTL and GLINT_VECT2FUNC should be within
the PF space and not the absolute device space.

Signed-off-by: Paul Greenwalt <paul.greenwalt@intel.com>
Tested-by: Andrew Bowers <andrewx.bowers@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
drivers/net/ethernet/intel/ice/ice_virtchnl_pf.c diff | blob | history
drivers/net/ethernet/intel/ice/ice_virtchnl_pf.h diff | blob | history
John Crispins staging tree