da850: modifications for Logic PD Rev.3 AM18xx EVM
authorNagabhushana Netagunte <nagabhushana.netagunte@ti.com>
Sun, 4 Sep 2011 02:21:04 +0000 (22:21 -0400)
committerAlbert ARIBAUD <albert.u.boot@aribaud.net>
Sun, 4 Sep 2011 09:36:19 +0000 (11:36 +0200)
commit0f3d6b06ea06e5b0295e4a8222a25bc95a70c026
tree91a2566d7d9f01c2920e00042d77a7364e40fd28
parentba511f779a584f77b4b798fc40685bfe8d3d5163
da850: modifications for Logic PD Rev.3 AM18xx EVM

AHCLKR/UART1_RTS/GP0[11] pin needs to be configured for
NOR to work on Rev.3 EVM. When GP0[11] is low,
the SD0 interface will not work, but NOR flash will.

Signed-off-by: Rajashekhara, Sudhakar <sudhakar.raj@ti.com>
Signed-off-by: Nagabhushana Netagunte <nagabhushana.netagunte@ti.com>
Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com>
arch/arm/include/asm/arch-davinci/hardware.h
board/davinci/da8xxevm/da850evm.c