projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 86caab2) | patch
media: aspeed: refine hsync/vsync polarity setting logic
authorJae Hyun Yoo <jae.hyun.yoo@linux.intel.com>
Fri, 13 Sep 2019 18:11:04 +0000 (15:11 -0300)
committerMauro Carvalho Chehab <mchehab+samsung@kernel.org>
Thu, 24 Oct 2019 21:30:17 +0000 (18:30 -0300)
commit0e78795e95c540bc49c2e094103932eb6a06e6c8
tree7862483995bef39fda7f4a8ad526dea30655bfb2tree | snapshot
parent86caab29da78961d73e489554c8b2573fae523d5commit | diff
media: aspeed: refine hsync/vsync polarity setting logic

To prevent inaccurate detections of resolution, this commit enables
clearing of hsync/vsync polarity bits based on probed sync state.

Signed-off-by: Jae Hyun Yoo <jae.hyun.yoo@linux.intel.com>
Reviewed-by: Eddie James <eajames@linux.ibm.com>
Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl>
Signed-off-by: Mauro Carvalho Chehab <mchehab+samsung@kernel.org>
drivers/media/platform/aspeed-video.c diff | blob | history
John Crispins staging tree