projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d88b227) | patch
drm/i915: Make VLV_GUNIT_CLOCK_GATE register value more readable
authorVille Syrjälä <ville.syrjala@linux.intel.com>
Thu, 24 Jan 2013 13:29:51 +0000 (15:29 +0200)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Thu, 24 Jan 2013 22:42:09 +0000 (23:42 +0100)
commit07ec7ec55baec26a3b77d310b0399d2e20f0f67b
treea560e550f6302577dae10847ab21293724da6df6tree | snapshot
parentd88b2270862087544dd5234d95976db51d8ee5bfcommit | diff
drm/i915: Make VLV_GUNIT_CLOCK_GATE register value more readable

Instead of 0x18xxxx use (VLV_DISPLAY_BASE + xxxx).

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/i915_reg.h diff | blob | history
John Crispins staging tree