projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7a55b57) | patch
dt-bindings: phy-rockchip-pcie: Convert to per-lane PHY model
authorShawn Lin <shawn.lin@rock-chips.com>
Wed, 19 Jul 2017 09:57:58 +0000 (17:57 +0800)
committerBjorn Helgaas <bhelgaas@google.com>
Tue, 29 Aug 2017 18:18:05 +0000 (13:18 -0500)
commit05b57273acb360d9fe5f8b8029890487e819871b
treee9f50fbadddb46d0405e2091ae029f1e66d39e1dtree | snapshot
parent7a55b57031b3e97bbdfe8d378e4c6989341de7becommit | diff
dt-bindings: phy-rockchip-pcie: Convert to per-lane PHY model

Deprecate the legacy Rockchip PCIe PHY and encourage users to use per-lane
PHY mode by setting #phy-cells to 1.

Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Brian Norris <briannorris@chromium.org>
Acked-by: Rob Herring <robh@kernel.org>
Documentation/devicetree/bindings/phy/rockchip-pcie-phy.txt diff | blob | history
John Crispins staging tree