ARM: vexpress: Add Device Tree for V2P-CA15 core tile (TC1 variant)
authorPawel Moll <pawel.moll@arm.com>
Thu, 15 Dec 2011 10:57:28 +0000 (10:57 +0000)
committerPawel Moll <pawel.moll@arm.com>
Fri, 24 Feb 2012 09:18:21 +0000 (09:18 +0000)
commit059289b260826deb43601644a7ad39c2608e6861
tree4fc79d16d7a5b0fc52b8969e909d8dd5e8aaba4c
parentcca070a916fb8ba78bb1494a35ae01f20eff5a57
ARM: vexpress: Add Device Tree for V2P-CA15 core tile (TC1 variant)

This patch adds Device Tree file for the CoreTile Express A15x2
(V2P-CA15) with Test Chip 1.

As the chip's GIC has 160 interrupt inputs and equivalent SMM
(FPGA) has GIC synthesised with 256 interrupts, NR_IRQS is
increased.

Signed-off-by: Pawel Moll <pawel.moll@arm.com>
arch/arm/boot/dts/vexpress-v2p-ca15-tc1.dts [new file with mode: 0644]
arch/arm/mach-vexpress/Makefile.boot
arch/arm/mach-vexpress/include/mach/irqs.h