projects / openwrt / staging / adrian.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 79f9cad) | patch
kernel: fix MIPS GIC clock source counter width (affects MT7621)
authorFelix Fietkau <nbd@nbd.name>
Wed, 21 Feb 2018 12:54:35 +0000 (13:54 +0100)
committerFelix Fietkau <nbd@nbd.name>
Wed, 21 Feb 2018 13:46:45 +0000 (14:46 +0100)
commit04052051405c2835aecf9c4d539bc6ed4e05878d
treea7644734299d15da5785a5d9ce00d464f457729ctree | snapshot
parent79f9cadd00d84860a4a41ec1ec1b277a2d94edeacommit | diff
kernel: fix MIPS GIC clock source counter width (affects MT7621)

Signed-off-by: Felix Fietkau <nbd@nbd.name>
target/linux/generic/pending-4.14/101-clocksource-mips-gic-timer-fix-clocksource-counter-w.patch [new file with mode: 0644] blob
Staging tree of Adrian Schmutzler