projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d353eaa) | patch
ALSA: virtuoso: use lower master clock with H6 daughterboard
authorClemens Ladisch <clemens@ladisch.de>
Mon, 10 Jan 2011 15:09:23 +0000 (16:09 +0100)
committerTakashi Iwai <tiwai@suse.de>
Mon, 10 Jan 2011 15:46:21 +0000 (16:46 +0100)
commit00b8dd7dd71ef129176731d5fa24f5e298797599
treea3cb8cef9a89f6a0b55490adab58ae257a05a294tree | snapshot
parentd353eaa9a8133cdad8c1da23c84f9f529a23f0c2commit | diff
ALSA: virtuoso: use lower master clock with H6 daughterboard

Because of the unshielded connector cable, it is important to use as low
a master clock frequency as possible with the H6.

For double rate modes (64-96 kHz), the MCLK rate is unconditionally
lowered from 512x to 256x because the higher rate would not improve
anything.

Signed-off-by: Clemens Ladisch <clemens@ladisch.de>
Signed-off-by: Takashi Iwai <tiwai@suse.de>
sound/pci/oxygen/xonar_pcm179x.c diff | blob | history
John Crispins staging tree