projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3e87974) | patch
ARC: Use enough bits for determining page's cache color
authorVineet Gupta <vgupta@synopsys.com>
Sun, 19 May 2013 08:36:44 +0000 (14:06 +0530)
committerVineet Gupta <vgupta@synopsys.com>
Thu, 23 May 2013 08:55:09 +0000 (14:25 +0530)
commit006dfb3c9c44192f06093d65b3a876fa5ad1319a
treed3ea1716d564a7390141f12b98c628cfe4b932ebtree | snapshot
parent3e87974dec5ec25a8a4852d9292db6be659164e6commit | diff
ARC: Use enough bits for determining page's cache color

The current code uses 2 bits for determining page's dcache color, thus
sorting pages into 4 bins, whereas the aliasing dcache really has 2 bins
(8k page, 64k dcache - 4 way-set-assoc).
This can cause extraneous flushes - e.g. color 0 and 2.

Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
arch/arc/include/asm/cacheflush.h diff | blob | history
John Crispins staging tree